package hardcaml_verilator

  1. Overview
  2. Docs
val port_names : Base.string Base.list
val port_widths : Base.int Base.list