package hardcaml_xilinx_reports

Instantiate one more more circuits, wrapping the input and output ports with registers.

This can then be used to generate a synthesis report with accurate timing numbers (including input and output delays) using the blackbox=none and hier=true synthesis flow.